

Chapter 10

Verilog HDL Simulation



Verilog HDL Simulation Flow



Figure: HDL System Design Description Level

Figure: Verilog description hierarchy and corresponding simulation hierarchy





Figure: Verilog simulation process



Example of Verilog Test Bench



Figure: Verilog test bench structure

Example: //Test Bench file name:CNT10_TB.v 'timescale 10ns/1ns // In Test Bench, this simulation time scale statement must exist module CNT10_TB (); // Note that this module does not have to give the port descriptionreg clk, en, rst, load; reg [3:0] data ; // The data type that defines the stimulus signal
//is reg
wire [3:0] dout ; wire cout ; // The data type that defines the stimulus signal is reg
always #3 clk=~clk; // The statement that generates the clock, every 3 time units, ie
// 30ns, clk toggle once
initial
<pre>\$monitor ("DOUT=%h",dout); //Print the output data of the module to be tested DOUT in</pre>
//hexadecimal
initial begin // One-time procedure statement
#0 clk=1'b0; //0 time unit, set the clk level to 0
#0 rst=1'b1; #20 rst=1'b0; #2 rst=1'b1; // Note that it is a sequential
//assignment statement
end
initial begin
#0 en = 1'b0; #5 en = 1'b1;
end
initial begin
#0 load=1'b1; #49 load=1'b0; #3 load=1'b1;
end
initial begin
#0 data=4'h7; #30 data=4'h2; #30 data=4'h5; #30 data=4'h4;

end

CNT10 U1 (.CLK(clk), .RST(rst), .DATA(data), .LOAD(load),

.EN(en), .COUT(cout), .DOUT(dout)); // Instantiation statement endmodule

Testing Flow of Verilog Test Bench

1. Install ModelSim
2. Set simulation parameters for Test Bench



ategory:	Device
General	Simulation
Files	Specify options for generating output files for use with other EDA tools.
 Operating Settings and Conditions 	
Voltage	Tool name: ModelSim-Altera
Temperature	Run gate-level simulation automatically after compilation
 Compilation Process Settings Early Timing Estimate Incremental Compilation Physical Synthesis Optimizations EDA Tool Settings Design Entry/Synthesis Simulation 	EDA Netlist Writer settings Format for output netlist: Verilog HDL Time scale: 1 ps Output directory: D:/TESTB/simulation/qsim/
Formal Verification Board-Level Analysis & Synthesis Settings VHDL Input Verilog HDL Input Default Parameters Fitter Settings Time October Trains Analyzer	Options for Power Estimation Generate Value Change Dump (VCD) file script Script Settings Design instance name:
imequest imng Analyzer Assembler Design Assistant SignalTap II Logic Analyzer Logic Analyzer Interface Bowerblay Bower Analyzer Settinge	More EDA Netlist Writer Settings NativeLink settings None

Figure: Select simulation tool name and output netlist language form



Edit test bench set	tings for the s	selected test b	ench.	
Fest bench name:	CNT10_TB			
op level module in	test bench:	CNT10_TB		
Use test bench Design instance Simulation period O Run simulatio	to perform Vi e name in tes n until all vec	HDL timing simu t bench: U1 tor stimuli are (ulation	
End simulatio	n at: 2		us 🔻	
Test bench and s	imulation files			
File name: CNT	10_TB.v			Add
File Name	Lik	orary	HDL Version	Remove
CNT10_TB.v		De	efault	

Figure: Set parameters for test bench simulation



3. Start test bench simulation3. Analyze test bench simulation results



Figure: Test Bench output simulation waveforms and data (on the right)

Verilog System Tasks and System Functions

System Tasks and System Functions

end endmodule

Simulate in ModelSim and enter in the Transcript command line window: run. Start the simulation and the result returned in the command line window is: $\begin{array}{c} 1\\ 1\\ 2\\ 0\\ 1\\ 2\end{array}$





Table: Verilog Escapes

escapes	meaning	escapes	meaning	escapes	meaning
\n	Newline	%b	Binary format	%v	Display signal strength
\t	Tab	%0	Octal format	%m	Display hierarchy name
//	charcter	%d	Decimal format	%s	String format
\"	character"	%h	Hexadecimal format	%t	Display present time
\ddd	1 to 3 octal ASCII characters	%l	Display: Library Binding information	%u	Unformatted binary data
%%	charcer%	%c	Charcter format	%z	Unformatted four-valued data
%e	Scientific notation Display real value	%f	Decimal display Real value	%g	Take the shortest display in the %e, %f format



```
module sdisp2;
                                  // notice no input or output port
                                  //32 bit reg type
 reg [31:0] rval;
 pulldown (pd); // Pd pull-down resistor, plldown usage see the rest of this chapter
 initial begin
                 //initial block
                 // assignment integer101
 rval = 101;
 $display("rval = %h hex %d decimal",rval,rval);//display decimal and hexadecimal
 $display("rval = %o octal\nrval = %b bin",rval,rval); //display binary and octal
 $display("rval has %c ascii character value", rval);//display character format output
 $display("pd strength value is %v",pd); // display pd signal strength
 $display("current scope is %m"); // Current hierarchical module name display
 $display("%s is ascii value for 101",101); //display string
 $display("simulation time is %t", $time);
                                                 //display present simulation time
 end
 endmodule
```





- ₭ # rval = 00000065 hex
 101 decimal
- ₩ rval = 0000000145 octal
- # rval has e ascii character value
- ₭ # pd strength value is StX
- # current scope is sdisp2
- ₭ # e is ascii value for 101
- # simulation time is 0





2. \$write

\$write ("with format string", parameter 1, parameter 2, ...);

3. \$strobe and \$monitor

\$strobe ("with format string", parameter 1, parameter 2, ...); \$monitor ("with format string", parameter 1, parameter 2, ...);



```
//no output and input signal
module sdisp3;
reg [1:0]a;
                                          //a is 2 bit reg
req b;
initial $monitor("\$monitor: a = %b", a) //$monitor monitor changes in a
initial begin
                                   //initial block, only carry out once
b = 0; a = 0;
                                  //b,a is 0, blocking assignment
$strobe ("\$strobe : a = %b", a); //$strobe display a
                                   //a is 1
a = 1;
display ("\display: a = %b", a); //$display display present a
                                   //a is 2
a = 2;
$monitor("\$monitor: b = %b", b); //$monitor replace the previous $monitor
                                   //a is 3
a = 3;
#30 $finish; //after delay 30 time unit, stop simulation
end
always #10 b = ~b;// b every 10 time units, the value is reversed, Clock signal
```

endmodule

The output of ModelSim simulation results is as follows:

\$display: a = 01
\$strobe : a = 11
\$monitor: b = 0
\$monitor: b = 1
\$monitor: b = 0

4. \$finish and \$stop



```
module sdisp4();
                               //a, b both are 4 bit reg
reg [3:0]a,b;
 initial $monitor($time," \$monitor:a=%0d,b=%d",a,b); //display change and time
initial begin
                               //initial block, only excute once
                               //b is 0
 b = 0;
 strobe (stime, " \ strobe : a = <math>0d", a); //display the result of a
 $monitoron;
                               //start $monitor
                               //a is 1, Blocking assignments
 a = 1;
 a <= 2;
                               //a is 2, non-blocking assignments
 display (time, "\stime, a = d", a); //display the value of present a
 a = 3;
                               //a is 3,blocking assignments
 #25 $monitoroff;
                               //stop $monitor
 #10 $stop;
                               //after 10 time units, time out the simulation
 end
 always #10 b = b+1;
                              // b For every 10 time units, add 1
endmodule
```

The output of ModelSim	simulation is as follows:
#	0 \$display: a = 1
#	0 \$strobe : a = 2
#	0 $\$monitor:a=2,b=0$
#	10 $\$monitor:a=2, b= 1$
#	20 $\$monitor:a=2,b=2$





5. \$time

\$time //Return a 64-bit integer time value
\$stime //Return a 32-bit integer time value
\$realtime //Return a real time value
\$timeformat //Control how time is displayed

\$monitor("%d d=%b,e=%b", \$stime, d, e); //\$time shows
another form of current time



6. File operation

The complex Test Bench used for large-scale digital system simulation verification often needs to read or write files during simulation. Verilog also has system functions and system tasks for file operations. Their syntax is:

```
File handle = $fopen("file name") //Open file
$fstrobe(file handle, "formatted string", parameter list) //strobe to file
$fdisplay(file handle, "formatted string", parameter list t) //display to file
$fmonitor(file handle, "formatted string", parameter list t) //monitor to file,
can be multiple processes
$fwrite(file handle, "formatted string", parameter list) //write to file
$fclose(file handle); //Close file
$feof(file handle); //Query whether the end of the file has been reached
```

The following are system tasks and functions for exporting VCD files for simulation output. The syntax is:

\$dumpfile("file name"); //Export to file where the file suffix is vcd \$dumpvar; //Export all variables of the current design \$dumpvar(1, top); //Export all variables in the top-level module \$dumpvar(2, top); //Export all variables for the top 1 and 2 level module \$dumpvar(n, top); //Export all variables from the top 1 to top n-1th level module \$dumpvar(0, top); //Export all variables of the top level and all hierarchy modules \$dumpon; //Export initialization

\$dumpoff; //Stop export



//file write and read module fileio demo; integer fp r, fp w, cnt; // Defining file handles, integers reg [7:0] reg1, reg2, reg3; //3 8-bit reg values initial begin fp r = \$fopen("in.txt", "r"); // Open in.txt as read-only fp w = \$fopen("out.txt", "w"); //open out.txt as write-only while(!\$feof(fp r)) begin // Loop reading and writing files until end of in.txt cnt = \$fscanf(fp r, "%d %d %d", reg1, reg2, reg3); // Read a line \$display("%d %d %d", reg1, reg2, reg3); // Display the read value \$fwrite(fp w, "%d %d %d\n", reg3, reg2, reg1);// Write one line in reverse order end //close file in.txt \$fclose(fp r); //close file out.txt \$fclose(fp w); end endmodule



Precompiled Statements

1. 'define macro definition

The usage of the macro definition statement 'define mentioned earlier is very similar to the #define in C. Usage is as follows:

#define in C. Usage is as follows: 'define dnand(dly) nand #dly 'dnand(2) g121 (q21, n10, n11); 'dnand(5) g122 (q22, n10, n11);

2. Translate_on and translate_off

The specific implementation is to insert a special comment in Verilog source code, the format is: //synthesis translate_off //synthesis translate_on



Delay Model

Delay and Gate Delay

In the simulation, the most common is the assignment delay, such as:

 $\sharp_{10}^{\sharp_{10}}$ rout = cin; The unit of time can be defined with the statement 'timescale. The gate delay representation has three formats:

- # Number of delay time units.
- # (rise delay, drop delay).

(rise delay, fall delay, delay in transition to z). The basic gate can also be delayed during instantiation. For example:

```
Nand #20 inand2(a,b,c);
```





end

endmodule





Simulate on ModelSim and enter: run –all in the command line window to observe the following output information: # 0 in = 0 out=x

```
# 0 in = 0 out=x
# 3 in = 0 out=1
# 10 in = 1 out=1
# 14 in = 1 out=0
# 20 in = 0 out=0
# 23 in = 0 out=1
```



Delay Description Block

```
module veridelay(output out, input a,b,c,d);
```

wire e,f;

specify /	/specify	delav	description	block

```
(a=>out)=3; //from a to out delay three time units
```

```
(b=>out)=3; // from b to out delay three time units
```

```
(c=>out)=5; // from c to out delay five time units
```

```
(d=>out)=51; // from a to out delay 51 time units
```

endspecify

```
and U1(e,a,b); and U2(f,c,d); and U3(out,e,f); // Instantiate 3 components endmodule
```



fork-join Block Statements

<pre>module forkA(clk,a,b); input clk; output reg a, b; initial begin</pre>	<pre>module forkB(clk,a,b); input clk; output reg a, b;</pre>	<pre>module forkC(clk,a,b); input clk; output reg a, b; initial begin</pre>	
a=0; b=0; end	initial begin	a=0; b=0; end	
always @(posedge clk)	a=0; b=0; end	always @(posedge clk)	
fork	always @(posedge clk)	fork	
#30 a = 1;	begin	#30 a = 1;	
#10 b = 1;	#30 a = 1;	#10 b = a;	
join	#10 b = a;	join	
endmodule	end	endmodule	
	endmodule		







Figure: Simulation waveform of Example 10-9

Messages	13	B		
🍫 /fork20/ck	S1			
stark20/a	0			
/fork20,1b	1			
	Color Inc.	Statistics of Statistics		
E Plom	100 mi	6	50 ns	1007
Cursor 1	40 ms	1	Ons	

Figure: Simulation waveform of Example 10-10



Figure: Simulation waveform of Example 10-11





wait Statement

The wait statement is also an unsynthesizable statement that can only be used for simulation. Its syntax is as follows:

wait (conditional expression) statement;

It can be used in the following way:

```
Forever wait(start) #10 \text{ go} = \sim \text{go};
```



force, release Statement

```
module testforce;
     reg a, b, c, d; wire e;
     and and1 (e, a, b, c);
      initial begin
      d=%b,e=%b", $stime, d, e);
     assign d = a \& b \& c;
     a = 1; b = 0; c = 1;
     #10;
     force d = (a | b | c);
     force e = (a | b | c);
     #10 $stop;
     release d;
     release e;
     #10 $stop;
     end
endmodule
```

```
// Force statement test example
// Monitor changes in d and e $monitor("%d
// Continuous assignment d
// Delay 10 units of time
// Forced assignment d
// Forced assignment e
// Suspend simulation
// Release d
// Release e
// Suspend simulation
```





Simulate on ModelSim, first enter in the command line window: run -allOutput results: # 10 d=0, e=0 # 10 d=1, e=1Then the simulator pauses, after entering run –all again, and the results output: # 20 d=0, e=0



deassign Statement

```
always @(clear or preset)
if (clear)
assign q = 0;
else if (preset)
assign q = 1;
else
deassign q;
always @(posedge clock) q = d;
```



Generation of Simulation Excitation Signals

always @ *

{co,c} <= a + b; // Co for carry, c for and</pre>

1. Method one



```
module test_adder4(); // Top-level files for simulation
wire [3:0] a,b,c; wire co;
adder4 U1(.a(a),.b(b),.c(c),.co(co)); // Instantiate the DUT
signal_gen TU1(.sig1(a),.sig2(b)); // Instantiated incentive generation module
endmodule
```

2. Method two

Use the simulator's waveform setup command to apply the stimulus signal. In ModelSim, the force command can be used to interactively apply incentives. The format of the force command is as follows:

You can use the structure of module adder4 to simulate directly. After initializing the simulation process, enter the following command in the command line of ModelSim:

```
force a 10 0, 5 200, 8 400
force b 3 0, 4 100, 6 300
```

Then execute the run command or run 500 command continuously to obtain the simulation waveform.